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An Optimized Hybrid Modulation Scheme for
Reducing Conduction Losses in Dual Active Bridge
Converters
Bochen Liu, Student Member, IEEE, Pooya Davari, Senior Member, IEEE, Frede Blaabjerg, Fellow, IEEE
Abstract—A linearized hybrid modulation scheme for the DAB
converter is proposed in this paper. For the purpose of minimizing
the conduction losses dissipated on the transformer and the
power transistors, an optimal relationship function between the
two control variables employed in extended phase shift (EPS)
modulation can be derived. However, the obtained relationship
function is a complex expression, which is not good for simple on-
line control. Hence, a linearized modulation scheme is proposed
in this paper. This modulation scheme can achieve a quasi-
minimum RMS value of the leakage inductance current for
the same output power. Meanwhile, the zero voltage switching
(ZVS) of the power transistors can be achieved over the whole
power range. The power transfer capability is also kept same
as the optimal EPS scheme. Finally, experiments are conducted
on a laboratory prototype to validate the effect of the linearized
modulation scheme on the reduction of conduction losses. The
experimental results present an improved converter efficiency
and the realization of ZVS.
I. INTRODUCTION
Firstly proposed in 1988 [1], the dual active bridge (DAB)
converter is now widely used in many applications such
as distributed power systems and energy storage [2], [3].
Due to its advantages of galvanic isolation and bidirectional
power flow, DAB converters are applied among multiple
dc energy sources such as battery packs, ultra-capacitors
and photovoltaic submodules to match various voltage levels
[4]–[7]. Moreover, since the DAB converter can naturally
achieve zero voltage switching (ZVS) without any auxiliary
components and has a simple and symmetrical structure, it is
also a potential candidate for high efficiency and high power
density applications such as electric vehicles and aerospace
[8]–[11]. For the same reason, the DAB is also an ideal dc-
dc conversion choice for applications where modular design
is often needed such as energy storage systems and power
electronic transformers.
A conventional way to control the DAB converter is
using single phase shift (SPS) modulation to fulfill the
power/voltage/current requirements. SPS is simple and easy
for real time control. However, utilizing this simple modulation
scheme can not guarantee ZVS if the voltage ratio deviates
far from one, which results in poor efficiency at partial load
conditions. Notably, under this situation, even the switches
might be broken with excessive dv/dt caused by ZVS failure
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[12]–[14]. In order to overcome this drawback, many im-
proved modulation methods are introduced to extend the DAB
soft-switching operating range, such as extended phase-shift
(EPS) modulation [15], dual phase-shift (DPS) modulation
[16], [17] and triple phase-shift (TPS) modulation [18]–[21].
Other than only one phase shift in SPS, these improved
modulation schemes try to introduce more control variables.
In the simple SPS modulation, only the outer phase shift
between the primary and the secondary full bridge is regulated,
leading to a two-level primary and secondary winding voltage.
If varying inner phase shift (as defined in Section II-B) is
considered, the winding voltages turn to three-level because
the diagonal switches in each full bridge are not turned on
or off synchronously any more. Taking [21] as an example,
a comprehensive searching of operation modes with TPS is
implemented, and the corresponding soft-switching boundaries
for each operation mode are derived. However, the analysis of
power transfer range is absent, which is important for selecting
proper operation mode due to the varying given powers.
Alternatively, applying multiple control variables makes it
possible to realize a more ambitious target, such as current
stress optimization [22]–[26], backflow power reduction [27]
and non-active power loss minimization [28]. Actually, these
optimization targets are based on optimizing different parts of
the leakage inductance current, e.g. current stress optimization
usually refers to reducing the peak value of the leakage
inductance current, backflow power is often related to the
intervals when the current direction is reversed into the power
source.
Besides, many optimized control schemes are focusing on
reducing the root mean square (RMS) value of the leakage
inductance current [29]–[32], which is closely related to the
conduction losses of the power semiconductors and high-
frequency transformer. Notably, hybrid modulation methods
could be adopted in order to extend the converter performance
over a wide operation range [33], [34]. Furthermore, the
switching frequency can also be varied aiming at specific
optimization objects. In [35], the switching frequency is varied
to modulate the DAB in a specific single-stage ac-dc converter.
In [36], the circulating current is minimized over a wide power
range using variable frequency modulation.
Among the aforementioned modulation methods, some of
them are complicated and not easy to implement. One usual
situation is that in order to make the DAB converter work
at the optimal operation point, massive calculations are often
conducted to handle those complex relationships among the
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control variables. The reason is that at least three limitations
should be taken into account during the operation, i.e. the
ZVS range, the power transfer capability and the optimization
targets. Of course, there exist other factors depending on
different requirements, such as the voltage variation range,
the transient response or the effect of the passive components.
One way to solve the complexity is to adopt a look-up table
in the control process, where the optimal operation points
are calculated in advance and input into a table prior to the
converter operation. But the performance of this method is
adversely affected by the components mismatched parameters
due to their tolerances, temperature dependency and lifetime.
Moreover, a large memory is needed to guarantee the accuracy
if the converter has to work in a wide operation range. In
terms of the variable switching frequency modulation, one
large challenge is the design of passive components and the
electromagnetic interference filter.
In order to make the DAB converter more adaptive and
applicable, this paper proposes an optimized hybrid modu-
lation scheme to simplify the control process based on EPS
modulation. The main contributions of this paper are:
• The comprehensive analysis of the power transfer range
for each operation mode, which is derived based on the
ZVS conditions rather than operation mode boundary
conditions as in some literature.
• The analytical optimization expressions for each opera-
tion mode are derived in order to minimize the RMS
value of the leakage inductance current.
• Several simplified optimization methods are proposed
based on different voltage ratio requirements and pre-
ferred working conditions in various applications.
• Independent of the voltage ratio limitation and being
simpler than other methods, the linearized optimization
method is applied to the available DAB setup in this paper
and validated by the experimental results.
This paper is organized as follows. Firstly, the EPS based
operation modes for boost and buck scenarios under ZVS
conditions are presented in Section II. Next, according to the
derived operation modes in Section II and selected components
for the DAB setup, the losses distribution are calculated in
Section III. In Section IV, an optimal modulation scheme
(called ‘OMS1’ in the following) is firstly derived. In order
to simplify this scheme and considering different voltage
ratio requirements, three approximated modulation schemes
are developed. With the aim of selecting the most suitable
modulation method, a through comparison is presented among
these four schemes at the end of Section IV. Therefore,
in Section V, the selected linear scheme is applied into a
laboratory prototype to validate the feasibility on conduction
losses reduction and ZVS realization. Finally, conclusions are
given in Section VI.
II. BASIC MODULATION METHODS FOR DUAL ACTIVE
BRIDGE CONVERTERS
A. DAB Model
The topology of the DAB converter is shown in Fig. 1.
It consists mainly of two full bridges HB1 and HB2, the
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Fig. 1. Topology of the dual active bridge (DAB) converter.
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Fig. 2. Simplified DAB model by referring the converter to the secondary side
of the transformer.
middle terminals of which are linked by a high-frequency
transformer and the side ends are paralleled with the input
and output dc voltage ports. In order to flexibly adjust the
leakage inductance, an auxiliary inductor is cascaded with the
high-voltage primary winding so that a lower additional power
loss is induced compared to the secondary low-voltage high-
current winding.
The magnetizing inductance is considered much larger than
the leakage inductance, leading to negligible magnetizing
current compared with the load current. Therefore in the T-type
transformer equivalent circuit, the branch with magnetizing
inductor can be seen as an open circuit. On this basis, the
DAB model is obtained as shown in Fig. 2 after referring the
circuit parameters to the secondary side.
B. Operation Modes
Due to the bidirectional power transfer ability and the
symmetrical topology, the DAB converter has four operating
scenarios: forward/backward, buck/boost. Assuming the power
flow is from the primary side to the secondary side, a factor
k is introduced as
k =
V1
nV2
(1)
to signify the voltage ratio. k < 1 and k > 1 denote boost and
buck scenarios, respectively.
In order to simplify the calculations, the base power Pb and
base current Ib defined in (2) are used to normalize the real
values. Therein, V1, V2 and fsw denote the input, output dc
voltage and the switching frequency, respectively. L is the total
inductance consisting of the transformer leakage inductance
and the auxiliary inductance.
Pb =
(nV2)
2
8Lfsw
, Ib =
n2V2
8Lfsw
(2)
The power is mainly controlled by the outer phase shift
ϕ, which is the displacement angle between the fundamental
components of vp and vs. If Dϕ = ϕ/π is defined for
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Fig. 3. (a) typical SPS working waveforms over one switching period, which
is a special case of EPS by setting Dα = 1 in Mode II (b) the output power
Po and the RMS leakage inductance current IL,rms of the DAB converter with
repect to Dϕ, k = 0.75 in this case.
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Fig. 4. In boost scenario, typical EPS working waveforms in one switching
period (a) Mode I, Dϕ < (1−Dα)/2 (b) Mode II, Dϕ > (1−Dα)/2 .
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Fig. 5. In buck scenario, typical EPS working waveforms in one switching
period (a) Mode III, Dϕ < (1−Dα)/2 (b) Mode IV, Dϕ > (1−Dα)/2 .
simplification, Dϕ ∈ [0, 1] stands for forward power flow from
V1 to V2 and Dϕ ∈ [−1, 0] for the reverse direction. In fact,
Dϕ is often limited in [−0.5, 0.5] to lower the RMS value
of the leakage inductance current while maintaining the same
power transfer capability, which can be explained by Fig. 3.
Given the SPS working waveforms in Fig. 3(a) and
with Tsw = 1/fsw, the normalized average output power
Po[pu] = 1/Pb · 1/Tsw ·
∫ Tsw
0
[vs(t) · is(t)]dt and the nor-
malized RMS leakage inductance current Is,rms[pu] = 1/Ib ·√
1/Tsw ·
∫ Tsw
0
i2s(t)dt are derived as
Po[pu] = 4kDϕ(1−Dϕ) (3)
Is,rms[pu] =
2
√
3
3
·
√
(12D2ϕ − 8D3ϕ − 2)k + k2 + 1 (4)
which can be represented by the black curve and red curve in
Fig. 3(b), respectively. It can be seen that there are always two
points in the ranges of [0, 0.5] and [0.5, 1] for the same power,
but the leakage inductance current is smaller in [0, 0.5]. This
conclusion is also applicable to other phase-shift modulation
schemes including EPS.
In EPS, considering the voltage-second balance of the
leakage inductor, two operation modes can be found for boost
TABLE I
EXPRESSIONS OF THE NORMALIZED LEAKAGE INDUCTANCE CURRENT
DURING DIFFERENT INTERVALS FOR EACH EPS OPERATION MODE
Mode I 99K Fig. 4(a)
[t0, t1] is(t)[pu] =
8k
Tsw
t− 2k + 2Dα
[t1, t2] is(t)[pu] =
8(k − 1)
Tsw
t+ 2− 2k + 4Dϕ
[t2, t3] is(t)[pu] =
8k
Tsw
t− 2k − 2Dα
Mode II 99K Fig. 4(b)
[t0, t1] is(t)[pu] =
8(k + 1)
Tsw
t− 2k − 4Dϕ + 2
[t1, t2] is(t)[pu] =
8k
Tsw
t− 2k + 2Dα
[t2, t3] is(t)[pu] =
8(k − 1)
Tsw
t− 2k + 2 + 4Dϕ
Mode III 99K Fig. 5(a)
[t0, t1] is(t)[pu] =
8
Tsw
t− (2k − 2)Dα − 4Dϕ
[t1, t2] is(t)[pu] = −
8
Tsw
t− (2k + 2)Dα + 4Dϕ + 4
[t2, t3] is(t)[pu] =
8(k − 1)
Tsw
t+ (2k − 2)Dα + 4Dϕ + 4− 4k
Mode IV 99K Fig. 5(b)
[t0, t1] is(t)[pu] =
8
Tsw
t− (2k − 2)Dα − 4Dϕ
[t1, t2] is(t)[pu] =
8(k + 1)
Tsw
t+ (2k + 2)Dα − 4Dϕ − 4k
[t2, t3] is(t)[pu] =
8(k − 1)
Tsw
t+ (2k − 2)Dα + 4Dϕ + 4− 4k
TABLE II
COMBINED LIMITATIONS BY ZVS AND OPERATIONAL CONSTRAINTS
Mode I 2k/(1− k)Dϕ < Dα < k, 0 < Dϕ < (1− k)/2
Mode II Dα > 2k(1−Dϕ)/(1 + k), (1− k)/2 < Dϕ < 1/2
Mode III 2Dϕ/(k − 1) < Dα < 1/k, 0 < Dϕ < (k − 1)/(2k)
Mode IV Dα > 2(1−Dϕ)/(1 + k), (k − 1)/(2k) < Dϕ < 1/2
or buck scenario, as shown in Fig. 4 and Fig. 5, respectively. If
the inner phase shift is denoted by Dα = α/π, then α ∈ [0, π]
corresponds to Dα ∈ [0, 1]. Clearly, if Dα = 1, EPS is fallen
into SPS. In this regard, SPS can be seen as a special case of
EPS.
The current waveform is shaped by the voltage drop on the
leakage inductor.
L
n2
dis(t)
dt
=
vp(t)
n
− vs(t) (5)
Considering is(t0) = is(t3) in half switching period (t3 =
Tsw/2), the segmented current can be calculated, as listed in
Table I.
In order to achieve zero-voltage switching for all switches,
the parasitic capacitor of each off-state transistor should be
fully discharged at first, which happens through the resonance
of the parasitic capacitor Coss and the leakage inductance
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3
Po[pu]= k – 1/k
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Fig. 6. (a) Output power in terms of Dα and Dϕ with the blue curve as
the operational constraint. (b) ZVS-limited power transfer range in terms of
k: gray area is the ZVS range for EPS and it is divided into 4 parts (i.e. 4
modes) by solid curves. The area encircled by dashed lines is ZVS range for
SPS.
L. Afterwards, the body diode will be naturally conducted,
resulting in a near-zero source-to-drain voltage VDS (the actual
value is equal to the voltage drop on the body diode). Thus
zero-voltage switching can be achieved if the transistor is
turned on at this moment, indicating that the direction of the
current flow is from source to drain at the switching-on instants
for S1 ∼ S8. According to this constraint, the polarity of the
leakage current at switching instants can be confirmed and
the ZVS conditions can be further derived with the current
expressions in Table I. Then associating with the operational
constraints for each mode, the combined limitations on the
control variables are attained in Table II.
C. ZVS-limited Power Transfer Range
Using the current expressions in Table I, the average output
power in one switching period can be calculated with
Po[pu] =
4kDαDϕ Mode I,III−k[4D2ϕ − 4Dϕ + (1−Dα)2] Mode II,IV
(6)
Since Dϕ in I, III is smaller, the power transmission ability
is weaker compared to II, IV, as shown in Fig. 6(a). In other
words, Mode I and Mode III are suitable for lower power
transmission while Mode II and Mode IV for higher. On this
basis, the limited power transfer range by considering the ZVS
constraints in Table II can be derived as
Po[pu] ∈

(
0, 2k2(1− k)
]
→ Mode I(
2k2(1− k), k
]
→ Mode II
}
k < 1
(
0, 2(k − 1)/k
]
→ Mode III(
2(k − 1)/k, k
]
→ Mode IV
}
k > 1
(7)
and shown by the gray area in Fig. 6(b). For comparison,
in SPS, due to the ZVS conditions Dϕ > (1 − k)/2 and
Dϕ > (k − 1)/(2k), the power range limited by
Po[pu] ∈
{[
k − k3, k
]
→ k < 1[
k − 1/k, k
]
→ k > 1
(8)
is also plotted in Fig. 6(b). The boundary conditions in (8) are
denoted by the dashed lines in Fig. 6(b) . Varying with the
voltage ratio k, the ZVS can be theoretically achieved from
zero to the maximum power in EPS, while this is applicable
to SPS only when k = 1. In other words, the ZVS range
is considerably extended in EPS because of the introduced
control variable Dα.
III. LOSSES DISTRIBUTION
A. Transformer and Auxiliary Inductor
The losses of the magnetical components include copper
losses and core losses. For the given transformer and inductor
in Table III, the copper losses can be calculated with
Pcond,Tr = (
RL +RTrp
n2
+RTrs) · I2s,rms (9)
where RL is the auxiliary inductor resistance, and RTrp, RTrs
are the primary and secondary winding resistances of the
transformer, respectively.
For simplification, assuming the transformer and inductor
are fed by the fundamental sinusoidal components, this allows
for calculating core losses with the Steinmetz equation [39]
pv = Cmf
α
swB̂
β (10)
and the core volume VTr and VL, respectively. The
peak magnetic flux density B̂ is estimated with B̂Tr ≈
2V1/(π
2fswNTrpATr) (Ntrp: primary winding turns, ATr:
effective magnetic cross section) and B̂L ≈ µeffµ0NLÎL/lL
(µeff : equivalent relative permeability of a gapped core, NL:
winding turns, ÎL: peak inductor current, lL: effective mag-
netic path length) for the transformer and auxiliary inductor,
respectively. Detailed information is listed in Table IV.
B. Power Switches
The losses caused by the power semiconductors mainly
consist of conduction and switching losses. For the calculation
of the conduction losses, the RMS switch currents can be
easily derived from the RMS transformer current Is,rms due to
that every switch conducts current during half of the switching
period. Therefore, given the switch parameters in Table III, he
conduction losses of the power switches can be calculated with
Pcond,sw = 4 ·
RDSonp
Nswp
·
(Is,rms√
2n
)2
+4 · RDSons
Nsws
·
(Is,rms√
2
)2
(11)
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TABLE III
COMPONENTS PARAMETERS OF THE IMPLEMENTED PROTOTYPE
Components Parameters
Primary winding of the DAB HF
transformer: 35 turns copper foil
RTrp=607.9 mΩ
@Ta=25 oC
Secondary winding of the DAB HF
transformer: 10 turns copper foil
RTrs=16.5 mΩ
@Ta=25 oC
Auxiliary inductor:
10 turns Litz wire, 20 strands, 0.355 mm
RL=27.9 mΩ
@Ta=25 oC
MOSFETs S1 ∼ S4:
IPW65R080CFD
RDSonp=72 mΩ
@Tj=25 oC
MOSFETs S5 ∼ S8:
2 x IPP110N20N3 in parallel
RDSons=9.6 mΩ
@Tj=25 oC
TABLE IV
MAGNETIC CORE PARAMETERS
Transformer (core type: ETD59/31/22 material: N97)
VTr ATr NTrp Cm α β
51.2 cm2 368 mm2 35 8.21 1.28 2.2
Auxiliary Inductor (core type: ETD44/22/15 material: N87)
VL lL µeff Cm α β
17.8 cm2 10.3 cm 120 10 1.26 2.15
RDSonp/Nswp and RDSons/Nsws are the equivalent switch
on-state resistance if each switch consists of Nswp and Nsws
paralleled semiconductors in the primary and secondary full-
bridges, respectively.
On the basis of ZVS turn-on, only turn-off losses are
considered for calculating switching losses for each transistor,
which can be estimated by [40]
psw = UDS · Ioff ·
tru + tfi
2
· fsw (12)
where UDS denotes the turn-off voltage and Ioff is the current
at switching-off instants. tru and tfi are the voltage rise time
and current fall time during switching-off transients.
C. Capacitors
The losses dissipated on the input and output capacitors are
calculated with the equivalent series resistance (ESR), which
can be obtained from the datasheet, leading to
pcap =
RESR
Ncap
I2c (13)
where Ncap is the number of parallel capacitors. The selected
capacitors are one B43544A6397M000 (C1=0.39 mF ) on the
input side and five EETEE2D301HJ in parallel (C2=1.5 mF )
on the output side.
D. Losses Distribution
The total losses are the sum of all discussed power losses
and can be categorized as switching losses Psw, conduction
losses Pcond, core losses Pcore and capacitor losses Pcap,
namely
Ptotal = Psw + Pcond + Pcore + Pcap (14)
0
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Fig. 7. Calculated losses distribution percentages.
with further specifications:
Psw = Psw,S1∼S4 + Psw,S5∼S8
Pcond = Pcond,Tr + Pcond,sw
Pcore = Pcore,Tr + Pcore,L
Pcap = Pcap,in + Pcap,out
(15)
Operating the converter under ZVS conditions, the cal-
culated losses percentages of different dissipation parts are
shown in Fig. 7. It can be seen that for the given setup,
the conduction losses are the dominating part over the whole
power range, although the switching losses are almost equal
to the conduction losses in light load. Besides, the conduction
losses portion increases a lot in the heavy load. therefore,
reducing conduction losses is of high importance to improve
the system performance.
IV. OPTIMIZED MODULATION SCHEMES FOR REDUCING
CONDUCTION LOSSES
As shown in Fig. 7, conduction losses are the major loss
source for the given converter setup, which are determined
by the RMS value of the leakage inductance current Is,rms
seen from (9) and (11). It is also shown in (6) that there are
infinite combinations of Dα and Dϕ for the same average
output power, which provides the possibility to reduce the
conduction losses without sacrificing other performances. Fig.
8 illustrates an example of operating waveforms with different
values of Dα and Dϕ but with the same output power. Clearly,
the RMS current in Fig. 8(b) is smaller than Fig. 8(a).
As proved in the following, for different output power levels,
there exist an optimal operating point at which the leakage
inductance current is minimized and simultaneously the ZVS
can be guaranteed. But the derived analytical solutions are
too complex for practical control. Therefore, a linearized
modulation scheme is proposed to simplify the control process.
A. Conventional Current Minimization (OMS1)
The normalized RMS currents Is,rms[pu] for each operation
mode are firstly derived based on the working waveforms in
Fig. 4 ∼ 5, and the results are listed in Table V. In order to
minimize the leakage inductance current and satisfy the output
power requirements at the same time, the power expression of
Mode I in (6) is rewritten as Dϕ = Po[pu]/(4kDα) and then
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Fig. 8. Simulated working waveforms with different combinations of Dα and
Dϕ (a) Dα=0.35, Dϕ=0.053 (b) Dα=0.73, Dϕ=0.026 for the same output
power.
TABLE V
EXPRESSIONS OF THE NORMALIZED LEAKAGE INDUCTANCE CURRENT
FOR EACH OPERATION MODE
Operation Mode RMS leakage inductance current Is,rms[pu]
Mode I
2
3
· sqrt
[
3(k − 2)D3α + 9D2α
+ (36D2ϕ − 9)kDα + 3k2
]
Mode II
2
3
· sqrt
[
− 6D3α + (−18kDϕ + 9k + 9)D2α
+ (36Dϕ − 18)kDα + 3k2 + 3k(1− 2Dϕ)3
]
Mode III
2
3
· sqrt
[
3− (6k2 − 3k)D3α + 9k2D2α
− 3kDα(3− 12D2ϕ)
]
Mode IV
2
3
· sqrt
[
− 6k2D3α + (9k2 − 18kDϕ + 9k)D2α
− (18− 36Dϕ)kDα + 3− 3(1− 2Dϕ)3k
]
it is substituted into the expression of Is,rms[pu] in Table V,
resulting in
Is,rms[pu] =
2
3
·
√
3(k − 2)D3α + 9D2α +
(9Po[pu]2
4k2D2α
− 9
)
kDα + 3k2
(16)
For achieving the extreme value of Is,rms[pu] for a certain
output power Po[pu], the differential of (16) with respect to
Dα is set to be 0, namely ∂Is,rms[pu]/∂Dα = 0, solving
which will lead to
(12k2 − 24k)D4α + 24kD3α − 12k2D2α − 3Po[pu]2 = 0 (17)
It is difficult to directly solve for the analytical solution of
(17) due to the high order of Dα. So Po[pu] in (17) is replaced
by 4kDαDϕ, and the simplified result is
(k − 2)D2α + 2Dα − k(4D2ϕ + 1) = 0 (18)
Then it becomes easy to obtain the solutions of (18), which
are
Dα1 =
1−
√
(1− k)2 − 4k (2− k)D2ϕ
2− k
(19)
TABLE VI
OPTIMAL VARIABLES RELATIONSHIP WITH MINIMIZED LEAKAGE INDUC-
TANCE CURRENT IN EACH OPERATION MODE (OMS1)
Mode I 99K Fig. 4(a)
Dα,opt1 =
1−
√
(1− k)2 − 4k(2− k)D2ϕ
2− k
, 0 < Dϕ ≤
1− k
2
Mode II 99K Fig. 4(b)
Dα,opt1 =
2Dϕ + k − 1 +
√
(1− k − 2Dϕ)2 + [k(1− 2Dϕ)]2
k
,
for
1− k
2
< Dϕ <
k − 1 +
√
1− k2
2k
Dα,opt1 = 1, for
k − 1 +
√
1− k2
2k
≤ Dϕ <
1
2
Mode III 99K Fig. 5(a)
Dα,opt1 =
k −
√
(k − 1)2 − 4(2k − 1)D2ϕ
2k − 1
, 0 < Dϕ ≤
k − 1
2k
Mode IV 99K Fig. 5(b)
Dα,opt1 = kDϕ − k + 1 +
√
[(1− 2Dϕ)k − 1]2 + (1− 2Dϕ)2,
for
k − 1
2k
< Dϕ <
1− k +
√
k2 − 1
2
Dα,opt1 = 1, for
1− k +
√
k2 − 1
2
≤ Dϕ <
1
2
Dα2 =
1 +
√
(1− k)2 − 4k (2− k)D2ϕ
2− k
(20)
In order to select the correct solution from (19) and (20),
the derived ZVS conditions for Mode I (in Table II) are
considered. Substituting Dϕ < (1 − k)/2 into (19) and (20),
the resulted
Dα1 < k (21)
Dα2 > (2− 2k + k2)/(2− k) ≥ k (22)
indicate that Dα1 satisfies the ZVS condition Dα < k while
Dα2 does not. Therefore, the correct analytical solution of (18)
should be Dα1. In other words, if (19) is satisfied, the leakage
inductance current in Mode I for a certain output power will be
located at the extreme value point. However, extreme values
do not always mean the minimum values.
In order to verify whether Dα1 is a proper solution of
minimal Is,rms, the relationships among Is,rms-Dα-Dϕ (ref.
Table V) are depicted in Fig. 9. As shown in Fig. 9(a), only
the red-colored area is related to Mode I, limited by the
operational condition Dα < 1 − 2Dϕ. It can be seen that
for a certain output power, the black intersection points are
the minimum Is,rms[pu] at different power levels. Thus it can
be concluded that Dα1 is the correct solution for achieving the
minimum Is,rms, which is exactly the Dα,opt1 in Table VI.
Applying similar deriving process to Mode II, the resulting
Is,rms[pu] surface with respect to Dα and Dϕ is shown in Fig.
9(b). As for Mode III and Mode IV, the optimized results are
directly given in Table VI, from which it can be seen that
the analytical solution of Dα is segmented depending on the
operation range of Dϕ in Mode II and Mode IV. Especially,
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Mode Ⅰ 
Dα,opt1 curve for Mode Ⅰ  
Po[pu] = 0.03
Po[pu] = 0.08
Po[pu] = 0.14
Po[pu] = 0.20
(a)
Dα,opt1 curve 
for Mode Ⅱ  
Po[pu] = 0.047
Po[pu] = 0.14
Po[pu] = 0.23
Po[pu] = 0.33
Po[pu] = 0.42
Is,rms surface 
for Mode Ⅱ 
(b)
Fig. 9. 3D plot of the RMS leakage inductance current as the function of Dα
and Dϕ in boost scenario (k = 0.75 in this case) for (a) Mode I (b) Mode
II. The expressions of Dα,opt1 for achieving minimum Is,rms at different
power levels can be found in Table VI.
if Dϕ is close to 0.5, the optimal Dα is equal to 1, meaning
that the DAB converter transfers to the SPS modulation.
The modulation scheme for achieving minimum Is,rms is
termed as Optimized Modulation Scheme 1 (OMS1). Although
the RMS leakage inductance current can be theoretically
minimized by adopting Dα,opt1, it is difficult to realize OMS1
in practical control due to the complex relationship between
Dα and Dϕ, as shown in Table VI.
Thus it is important to simplify the relationship expression
between Dα and Dϕ. Besides Dα and Dϕ, the RMS leakage
inductance current is also determined by the voltage ratio k
(ref. Table V). For different applications, the input and output
voltage may change broadly, implying various voltage ratio
requirements. On this basis, the following simplifying schemes
are optimized considering both conduction losses reduction
and different voltage ratio ranges.
B. Simplified Optimal Modulation Schemes
Due to the fact that the OMS1 is hard to realize, it is
necessary to simplify the modulation scheme and meanwhile
keep Is,rms as close to the minimum value as possible for
reducing the conduction losses. As shown in Fig. 10, the
gray areas are limited by ZVS conditions and the colored
curves denote different output powers. The derived optimal
(a)
(b)
Fig. 10. The relationship function Dα = f(Dϕ) in OMS1 (denoted by the
blue curve) including the gray ZVS range and colored power curves in: (a)
Boost scenarios (k = 0.75 in this case). (b) Buck scenarios ( k = 1.5 in this
case).
relationship Dα = f(Dϕ) for minimum Is,rms is represented
by the blue curve. Either in buck scenario (Fig. 10(a)) or boost
scenario (Fig. 10(b)), there are four key intersections induced
by the segmented optimal function, which are shown by the
red points. From left to right, the coordinates of these four
cross points are derived as [0, k/(2−k)], [(1−k)/2, k], [(k−
1+
√
1− k2)/(2k), 1], [0.5, 1]in Fig. 10(a), and [0, 1/(2k−1)],
[(k − 1)/(2k), 1/k], [(1− k +
√
k2 − 1)/2, 1], [0.5, 1] in Fig.
10(b). Since the power is increased with Dϕ and Dα, three
different load situations are divided by the four intersections,
i.e. light load, medium load and heavy load. Based on different
voltage ratio requirements and load situations, the Dα,opt1
expression can be simplified in various ways.
1) Unified Modulation Scheme (OMS2): A unified modula-
tion scheme can be derived by applying curve fitting technique
among the three points [0, 1/(2k−1)], [(k−1)/(2k), 1/k] and
[0.5, 1], resulting in
Dα.opt2 =
4 (3k − 2)
k (k − 2)
D2ϕ +
2 (2k − 1)
k
Dϕ +
k
2− k
(23)
which is as proposed in [41]. In this scheme, only one
expression is needed over the three load conditions.
Similarly, the unified modulation expression in buck scenar-
ios also can be derived as follows.
Dα,opt2 =
4k(2k − 3)
2k − 1
D2ϕ + (4− 2k)Dϕ +
1
2k − 1
(24)
The relation expressions denoted by (23) and (24) are
plotted as the red curves in Fig. 11. Nevertheless, depending
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(a)
(b)
Fig. 11. The relationship function of (a) (23) for Boost scenarios (k = 0.75
in this case). (b) (24) for Buck scenarios ( k = 1.5 in this case) in unified
modulation scheme (OMS2), denoted by the red curves.
on the varying voltage ratio k, the red curve could exceed
the gray ZVS range. For example, two failed cases caused
by too large or too small k in boost scenarios are shown in
Fig. 12, where part of the red curve is beyond the ZVS region.
Therefore, there is a limited range of k for unified modulation.
In order to satisfy Dα,opt2 ≤ 1 for any value of Dϕ in
[0, 0.5], the symmetry axis of (23) should be larger than 0.5,
then the maximum value of k can be solved, which is
(2k − 1)(2− k)
4(3k − 2)
≥ 1
2
−→ kmax = 0.78 (25)
On the other hand, in order to avoid the situation shown
in Fig. 12(b), Dα,opt2 in (23) should be larger than the ZVS
border 2kDϕ/(1− k) for any Dϕ ∈ [0, (1− k)/2], leading to
k2
2(3k2 − 5k + 2)
≥ 1− k
2
−→ kmin = 0.45 (26)
Similarly, the k range for (24) can be obtained in the same
way, which is within [1.28, 2.23] in buck scenarios for unified
modulation scheme.
2) Partially Unified Modulation Scheme (OMS3): Seen
from Table VI, EPS transfers into SPS (Dα,opt1 = 1) in heavy
load. If the SPS is kept for easy control, the complex optimal
expressions in light and medium load can be unified with
one expression. In this regard, another group of three points
[0, k/(2− k)], [(1− k)/2, k] and [(k− 1+
√
1− k2)/(2k), 1]
in boost scenarios are used for curve fitting, and the Dα is
(a)
(b)
Fig. 12. Two ZVS failure cases for Dα,opt2 in boost scenarios (a) k = 0.85
(b) k = 0.4 in unified modulation scheme (OMS2)
kept at 1 in the range of Dϕ ∈ [(k− 1+
√
1− k2)/(2k), 0.5].
The simplified result will be
Dα,opt3 =

Ak ·D2ϕ +Bk ·Dϕ + Ck,
0 < Dϕ <
k +
√
1− k2 − 1
2k
1,
k +
√
1− k2 − 1
2k
≤ Dϕ ≤
1
2
(27)
with

Ak =
(
8− 8k − 4k2
)√
1− k2 + 8k3 − 8k2 − 8k + 8
k (2− k) (1− k2)
Bk =
(
4− 4k − 2k2
)√
1− k2 + 2k3 − 6k2 − 4k + 4
k (k + 1) (k − 2)
Ck =
k
2− k
(28)
Applying a similar change into the buck scenarios, the curve
fitting results are as follows.
Dα,opt3 =

Ak ·D2ϕ +Bk ·Dϕ + Ck,
0 < Dϕ <
1− k +
√
k2 − 1
2
1,
1− k +
√
k2 − 1
2
≤ Dϕ ≤
1
2
(29)
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(a)
(b)
Fig. 13. The linearized relationship function of (a) (31) for Boost scenarios
(k = 0.75 in this case). (b) (32) for Buck scenarios ( k = 1.5 in this case)
in linear modulation scheme (OMS4), denoted by the red curves.
with

Ak =
4k[(2k2 − 2k − 1)
√
k2 − 1 + 2(k + 1)(k − 1)2]
2k3 − k2 − 2k + 1
Bk =
(4k + 2− 4k2)
√
k2 − 1− 4k3 + 4k2 + 6k − 2
2k2 + k − 1
Ck =
1
2k − 1
(30)
Similar to the unified modulation scheme (OMS1), the
voltage ratio in (27) and (29) needs to be limited within
[0.56, 0.91] and [1.10, 1.80], respectively.
3) Linearized Modulation Scheme (OMS4): One common
drawback of OMS2 and OMS3 is the limited range of voltage
ratio k. In order to overcome this, a piecewise linear approx-
imation scheme can be derived by considering the three load
situations individually. Therefore, the four key points are all
taken into account to linearize the complex exressions in Table
VI, resulting in
Dα,opt4 =

2k
2−kDϕ +
k
2−k , Dϕ ∈ [0,
1−k
2 ]
(2−2k2+2
√
1−k2)
k(1+k) Dϕ −
(1−k)
√
1−k2+1−k−2k2
k(1+k) ,
Dϕ ∈ [ 1−k2 ,
k−1+
√
1−k2
2k ]
1, Dϕ ∈ [k−1+
√
1−k2
2k , 0.5]
(31)
in boost scenarios and
Dα,opt4 =

2
2k−1Dϕ +
1
2k−1 , Dϕ ∈ [0,
k−1
2k ]
2k
√
k2−1+2k2−2
k+1 Dϕ −
(k−1)
√
k2−1+k2−k−2
k+1 ,
Dϕ ∈ [k−12k ,
1−k+
√
k2−1
2 ]
1, Dϕ ∈ [ 1−k+
√
k2−1
2 , 0.5]
(32)
in buck scenarios.
Fig. 13 gives two cases derived from (31) and (32), re-
spectively. It can be clearly seen that no matter how the
voltage ratio changes, the linearized red curves will always
locate within the gray ZVS area. Accordingly, the linerized
modulation scheme (OMS4) is set free from the voltage ratio
limitation.
C. Comparison of Different Optimized Schemes
Based on different voltage ratio requirements and the pre-
ferred working conditions of the converter, the approximation
principles of OMS2 ∼ OMS4 have been explained in Section
IV-B. Compared to the original OMS1 in Section IV, the
three simplified schemes have their own pros and cons. In
the following, a detailed comparison will be performed from
different perspectives.
Firstly, with regard to the unification (depending on Dϕ), it
can be evaluated by the number of segments in the relationship
functions between Dα and Dϕ, which is represented by
the stars number in the second column of Table VII. More
segments means poorer unification performance. Although
both OMS1 and OMS4 have the same three segments, the
OMS4 is easier to implement due to the linear approximation.
Then the voltage ratio limitations (i.e. k range) are com-
pared for different schemes. As shown in last section, OMS1
and OMS4 can theoretically guarantee ZVS for any value of k,
whereas a limited range should be considered for OMS2 and
OMS3 to avoid ZVS failure over the whole power transfer
range. In this regard, OMS1, OMS4 are better than OMS2,
OMS3.
From the point of calculation burden, two conditions of
the voltage ratio are considered, i.e. a fixed or a varying
k. If V1 and V2 are fixed, the voltage ratio can be seen as
a constant and thereby the k−depending coefficients (e.g.
Ak, Bk, Ck) of Dα,opti(i = 1, 2, 3, 4) expressions are also
constants. On this basis, Dα,opt4 has the simplest form due to
the lower number of mathematical multiplications and square
roots, which also means faster processing speed for the digital
processor. This advantage will become further clear when
multiple DAB modules are working at the same time. On the
other hand, if V1 and V2 are varying, the sampling speed of V1,
V2 and the calculation burden of the k−depending coefficients
should be taken into account. Regarding this, it can be found
that OMS2 surpasses the other schemes, represented by four
stars in Table VII.
At last, assuming the converter works in steady sate, the in-
put and output voltages are stabilized with a fixed k. In respect
of this, the complexity of different schemes are evaluated by
adding the star numbers from the second to fourth column in
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TABLE VII
COMPARISON OF OMS1, OMS2, OMS3 AND OMS4
Unification
Voltage
limita-
tion
Calculation burden Complexity
fixed k varying k
OMS1 F FF F F 4 · F
OMS2 FFF F FF FFFF 6 · F
OMS3 FF F FFF FF 6 · F
OMS4 F FF FFFF FFF 7 · F
Fig. 14. Relative errors defined by (33) varying with voltage ratios and output
powers
Table VII, and the summations are shown in the last column.
It can be seen that OMS has the highest 7 stars, and thus will
be selected as the focus to further evaluate the effectiveness
on reducing conduction losses.
V. RESULTS AND DISCUSSION
As illustrated in IV-C, the linearized modulation scheme
(OMS4) overtakes other schemes with a simpler form of
modulation expression. However, OMS4 is essentially an ap-
proximating method, and this means that the effectiveness on
conduction losses reduction is not as good as OMS1 which can
achieve minimum leakage inductance current Is,rms. Hence
the relative error calculated by (33) is used to measure the
deviation from the minimum Is,rms.
ierr =
|Is,rms,OMS4 − Is,rms,OMS1|
Is,rms,OMS1
· 100% (33)
For comparison, the values of Is,rms under SPS modulation
is also calculated, and the following relative error between
Is,rms,sps and the minimum Is,rms,OMS1 is used to compare
with (33).
ierr,sps =
|Is,rms,sps − Is,rms,OMS1|
Is,rms,OMS1
· 100% (34)
The calculated results varying with different voltage ratios
and normalized output powers are shown in Fig. 14. Therein,
Start the proposed hybrid OMS4 by applying below 
procedure;   given: V1, L, n, Po,ref  and fsw 
Calculate k, Pb, Pmin, Pmax
Mode selection
Po,act = V2 •󠄥 Io, Po,err = Po,ref - Po,act
PI controller
Dα  is selected by (31) or (32) for OMS4
Modulation module
Dual active bridge DC-DC converter
ioV2
Dφ 
If Po,ref/Pb ϵ [Pmin, Pmax]
Yes
k >1 or k <1
No
Stop
Fig. 15. Procedure of applying linearized modulation scheme (OMS4) to the
DAB converter
P5, P10 and P15 are the k−related output powers at the three
boundary points (i.e. [(1−k)/2, k], [(k−1+
√
1− k2)/(2k), 1],
[0.5, 1] that define the three segments in OMS4 in boost
scenarios). Then the various other power levels Pi(i = 1..15)
can be expressed by
Pi =

0.2 · i · P5, i = 1..5
P5 + 0.2 · (i− 5) · (P10 − P5), i = 6..10
P10 + 0.2 · (i− 10) · (P15 − P10), i = 11..15
(35)
with
P5 = 2k
2(1− k), P10 =
2(k2 − 1 +
√
1− k2)
k
, P15 = k
(36)
From Fig. 14, it can be seen that ierr,sps is larger than
ierr,OMS4, especially in light load and medium load. When
the voltage ratio k is 0.6, the maximum ierr,sps even exceeds
100%. Consequently, it can be obtained that OMS4 is more
applicable to the DAB converter, especially when the converter
works in light load and the voltage ratio deviates far from
unity. On the other hand, comparing Is,rms,OMS4 with the
optimal Is,rms,OMS1, the relatives errors ierr are very small
(less than 2%) for various voltage ratios and output power
levels, especially in medium and high power load (P5 ∼ P15,
less than 0.5%), which proves the effectiveness of linearized
modulation scheme on reducing the conduction losses. The
process of applying OMS4 to the DAB converter is illustrated
in Fig. 15.
An experimental platform for the DAB converter is built to
validate the linearized modulation scheme OMS4, as shown in
Fig. 16. The main circuit parameters are listed in Table VIII.
In order to fully evaluate the performance improvement
caused by linearized modulation scheme, two groups of com-
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Oscilloscope
Electronic load
Power analyzer
Control board
Power source
Main circuit board
Differential 
voltage probes
Current transducer
Auxiliary power supply
Front view of the 
main circuit board
Fig. 16. Test platform for the DAB converter
TABLE VIII
SYSTEM SPECIFICATIONS
Parameters Description Value
P Rating power 1.5 kW
n : 1 Turns ratio of the transformer 3.5 : 1
fsw Switching frequency 60 kHz
Tdead Dead time 400 ns
Ls Series inductor 36.2 µH
Ltrp Primary-side leakage inductance 4.5 µH
Ltrs Secondary-side leakage inductance 372.5 nH
C1 Primary DC capacitor 0.78 mF
C2 Secondary DC capacitor 1.5 mF
parative experiments are conducted for each mode: group one
(G1) adopts the optimized linear modulation (OMS4) and the
other group (G2) does not use any optimized scheme (but still
modulated by EPS). Moreover, for the purpose of highlighting
the effect of the conduction losses, the operating points of
two groups are both located within the ZVS range. As shown
in IV-B3, the piecewise linear scheme has three segments.
Therefore, for either boost or buck scenarios, the measured
working waveforms with three different output power levels
are shown in the following.
In Mode I, the steady state waveforms of the DAB con-
verter are illustrated in Fig. 17, where vp and vs are voltage
waveforms generated by HB1 and HB2, and ip, is are the
primary and secondary transformer current, respectively. Fig.
17(a) shows the measured waveforms when the DAB converter
works without adopting any optimized modulation (belongs
to G2). Fig. 17(b) shows the working waveforms when the
converter is modulated by linearized scheme (belongs to G1).
The output power for both situations is given at 190 W. As
marked in the figure, the value of Is.rms in Fig. 17(b) is lower
than that in Fig. 17(a), indicating the effectiveness of OMS4
in reducing the conduction losses of the DAB converter. As a
result, the overall system efficiency is improved from 92.5% to
95 %. Besides, in order to directly see if the ZVS is achieved,
the drain-source voltage and the gate signal of S7 (turned on
at the rising edge of vs) are illustrated in Fig. 17(c) and Fig.
@ Po=190 W, Is.rms=9.08 A, η=92.5 %
vs (100 V/div)
vp (250 V/div)
is (25 A/div)
5 μs/div
ip (10 A/div)
(a)
@ Po=190 W, Is.rms=8.06 A, η=95.0 %
vs (100V/div)
vp (250 V/div)
is (25 A/div)
5 μs/div
ip (10 A/div)
(b)
vs (100 V/div)
is (25 A/div)
vGS,S7 (10 V/div)
vDS,S7 (100 V/div)
ZVS
2 μs/div
(c)
vs (100 V/div)
is (25 A/div)
vGS,S7 (10 V/div)
vDS,S7 (100 V/div)
ZVS
2 μs/div
Fig. 17. Experimental waveforms of DAB converter in Mode I where V1=120
V, V2=46 V (k = 0.75) (a) working waveforms without optimized modulation
(b) working waveforms with linearized modulation scheme (c) ZVS realization
without optimized modulation (d) ZVS realization with linearized modulation
scheme.
17(d), corresponding to the working conditions in Fig. 17(a)
and Fig. 17(b), respectively. It can be seen that the switching-
on signal (i.e. rising edge) of vGS,S7 comes after the drain-
source voltage vDS,S7 becoming zero, which implies that the
transistor S7 has achieved zero-voltage turn-on.
In Mode II, the converter is operated at two power levels
(i.e. 430 W and 700 W) and the working waveforms are
shown in Fig. 18 and Fig. 19, respectively. Although there
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@ Po=430 W, Is.rms=15.62 A, η=93.2 %
vs (100V/div)
vp (250 V/div)
is (25 A/div)
5 μs/div
ip (10 A/div)
(a)
@ Po=430 W, Is.rms=13.87 A, η=94.0 %
vs (100V/div)
vp (250 V/div)
is (25 A/div)
5 μs/div
ip (10 A/div)
(b)
vs (100 V/div)
is (25 A/div)
vGS,S7 (10 V/div)
vDS,S7 (100 V/div)
ZVS
2 μs/div
(c)
vs (100 V/div)
is (25 A/div)
vGS,S7 (10 V/div)
vDS,S7 (100 V/div)
ZVS
2 μs/div
Fig. 18. Experimental waveforms of DAB converter in Mode II where V1=120
V, V2=46 V (k = 0.75) (a) working waveforms without optimized modulation
(b) working waveforms with linearized modulation scheme (c) ZVS realization
without optimized modulation (d) ZVS realization with linearized modulation
scheme.
are some oscillations at the switching-on instants of S7, the
voltage across S7 is kept at zero when the gate signal reaches
high level, thus ZVS is still guaranteed in these two higher
power situations. On the other hand, compared to Fig. 18(a)
and Fig. 19(a), the converter efficiency is improved when the
optimized linear modulation scheme is utilized in Fig. 18(b)
and Fig. 19(b), respectively.
In terms of buck scenarios, Fig. 20 ∼ Fig. 22 present
@ Po=700 W, Is.rms=25.07 A, η=90.8 %
vs (100V/div)
vp (250 V/div)
is (25 A/div) 5 μs/div
ip (10 A/div)
(a)
@ Po=700 W, Is.rms=23.21 A, η=91.3 %
vs (100V/div)
vp (250 V/div)
is (25 A/div) 5 μs/div
ip (10 A/div)
(b)
vs (100 V/div)
is (25 A/div)
vGS,S7 (10 V/div)
vDS,S7 (100 V/div)
ZVS
2 μs/div
(c)
vs (100 V/div)
is (25 A/div)
vGS,S7 (10 V/div)
vDS,S7 (100 V/div)
ZVS
2 μs/div
Fig. 19. Experimental waveforms of DAB converter in Mode II where V1=120
V, V2=46 V (k = 0.75) (a) working waveforms without optimized modulation
(b) working waveforms with linearized modulation scheme (c) ZVS realization
without optimized modulation (d) ZVS realization with linearized modulation
scheme.
the corresponding waveforms for Mode III and Mode IV,
respectively. Similar conclusions can be achieved with reduced
conduction losses and improved efficiency. Also, the ZVS is
realized at different output power levels.
Besides, the linear OMS4 is essentially a hybrid modulation
scheme, consisting of EPS in light, medium load and SPS in
heavy load. This can be seen from the expressions (31) and
(32) and the working waveforms in Fig. 19 and Fig. 22. By
switching the converter between light load and heavy load with
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@ Po=150 W, Is.rms=8.44 A, η=93.1 %
(a)
@ Po=150 W, Is.rms=7.57 A, η=94.0 %
vs (100V/div)
vp (250 V/div)
is (25 A/div) 5 μs/div
ip (10 A/div)
(b)
vs (100 V/div)
is (25 A/div)
vGS,S7 (10 V/div)
vDS,S7 (100 V/div)
ZVS
2 μs/div
(c)
vs (100 V/div)
is (25 A/div)
vGS,S7 (10 V/div)
vDS,S7 (100 V/div)
ZVS
2 μs/div
Fig. 20. Experimental waveforms of DAB converter in Mode III where
V1=190 V, V2=36 V (k = 1.5) (a) working waveforms without optimized
modulation (b) working waveforms with linearized modulation scheme (c)
ZVS realization without optimized modulation (d) ZVS realization with
linearized modulation scheme.
OMS4, the dynamic response is shown in Fig. 23, where V2
is the output dc voltage, io is the output current and is is the
leakage inductance current referred to the secondary side. The
power is increased from 150 W to 700 W in Fig. 23(a) and
then decreased in Fig. 23(b). Part of is is amplified in green
frames for having a clear view on the current shape of is. It
can be seen that the converter can smoothly changes from EPS
to SPS or reverse depending on the power condition.
Furthermore, the input and output voltage are changed to
@ Po=1100 W, Is.rms=32.85 A, η=88.8 %
vs (100V/div)
vp (250 V/div)
is (25 A/div) 5 μs/div
ip (10 A/div)
(a)
@ Po=1100 W, Is.rms=30.10 A, η=90.7 %
vs (100V/div)
vp (250 V/div)
is (25 A/div) 5 μs/div
ip (10 A/div)
(b)
vs (100 V/div)
is (25 A/div)
vGS,S7 (10 V/div)ZVS
vDS,S7 (100 V/div) 2 μs/div
(c)
vs (100 V/div)
is (25 A/div)
vGS,S7 (10 V/div) ZVS
vDS,S7 (100 V/div) 2 μs/div
Fig. 21. Experimental waveforms of DAB converter in Mode IV where
V1=190 V, V2=36 V (k = 1.5) (a) working waveforms without optimized
modulation (b) working waveforms with linearized modulation scheme (c)
ZVS realization without optimized modulation (d) ZVS realization with
linearized modulation scheme.
operate the converter with different voltage ratios, and the
measured efficiency curves are shown in Fig. 24. Correspond-
ing to boost and buck scenarios, Fig. 24(a) (k = 0.9) and
Fig. 24(b) (k = 1.2) plot the converter efficiency at different
output powers. In the figure, three situations are illustrated: the
red curve denotes the linearized modulation scheme (belongs
to G1), the blue curve represents the normal EPS modulation
without any optimization (belongs to G2) and the black curve
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@ Po=1200 W, Is.rms=34.26 A, η=88.6 %
vs (100V/div)
vp (250 V/div)
is (25 A/div)
5 μs/div
ip (10 A/div)
(a)
@ Po=1200 W, Is.rms=32.40 A, η=89.5 %
vs (100V/div)
vp (250 V/div)
is (25 A/div) 5 μs/div
ip (10 A/div)
(b)
vs (100 V/div)
is (25 A/div)
vGS,S7 (10 V/div)
vDS,S7 (100 V/div)
ZVS
2 μs/div
(c)
vs (100 V/div)
is (25 A/div)
vGS,S7 (10 V/div)
vDS,S7 (100 V/div)
ZVS
2 μs/div
Fig. 22. Experimental waveforms of DAB converter in Mode III where
V1=190 V, V2=36 V (k = 1.5) (a) working waveforms without optimized
modulation (b) working waveforms with linearized modulation scheme (c)
ZVS realization without optimized modulation (d) ZVS realization with
linearized modulation scheme.
is the resulted efficiency by applying SPS over the whole
power range. Among the three situations, the linearized mod-
ulation scheme has a better efficiency performance in either
boost or buck scenarios. In light load, due to the ZVS failure
in SPS (black curve), the induced switching losses result in
lower efficiency compared to the other two situations (G1 and
G2). When the converter works with higher output power, the
linearized modulation transfer into SPS scheme and thus the
V2 (100V/div)
1 ms/div
io (10 A/div)
Po=150 W Po=700 W
is (30 A/div)
V2 (100V/div)
1 ms/div
io (10 A/div)
Po=700 W Po=150 W
is (30 A/div)
Fig. 23. Dynamic response with the output power (a) increased from 150 W
to 700 W (b) decreased from 700 W to 150 W in boost scenario (V1=120 V,
V2=46 V).
OMS4
EPS
SPS
(a)
OMS4
EPS
SPS
(b)
Fig. 24. Measured efficiency curves of the DAB converter for different
output power levels, where the red curve, blue curve and black curve denote
the converter efficiencies with linear modulation scheme (G1), without any
optimization (G2) and with SPS, respectively. (a) Boost operation, V1=190
V, V2=60 V (k = 0.9) (b) Buck operation, V1=190 V, V2=45 V (k = 1.2).
red curve and the black curve are overlapped in heavy load
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conditions. In terms of G2 (blue curve), since it can also
achieve ZVS, the efficiency is higher than SPS in light and
medium load, but lower than G1 because of the larger leakage
inductance current.
VI. CONCLUSIONS
In order to reduce the conduction losses of the DAB con-
verter and still keep other performance parameters unchanged,
an optimized hybrid modulation scheme is proposed in this
paper. On the basis of achieving ZVS over the whole operation
range and maintaining the same power transfer ability as
the single phase shift modulation, an optimal modulation
scheme is firstly derived with minimum leakage inductance
current. By exploring the possibility to further simplify the
relationship functions between the control variables, three
other modulation schemes are presented considering various
voltage ratio requirements and working conditions for the
DAB converter. Therein, the linearized modulation scheme is
prominent with less complexity after a through comparative
analysis and thus is selected as the focus of this paper.
By operating the converter with linear modulation scheme,
the conduction losses can be effectively reduced and the
system efficiency is improved. Comparative experiments are
implemented to highlight the conduction losses reduction and
in addition, the experimental results also validate the ZVS
realization with linear modulation.
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